

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 11-119698

(43)Date of publication of application : 30.04.1999

(51)Int.Cl. G09F 9/33
G09G 3/32

(21)Application number : 09-287284

(71)Applicant : NEC CORP

(22)Date of filing : 20.10.1997

(72)Inventor : NAKAMURA AKIRA

(54) LED PANEL WITH BUILT-IN VRAM FUNCTION

(57)Abstract:

PROBLEM TO BE SOLVED: To provide an LED panel with a built-in VRAM function which eliminates the need for VRAM and a display controller, contributes to reduce a cost in a whole system and an area and increases a plotting speed.

SOLUTION: An LED 3 selected from an external system through a bit line 10 and a word line 11 is able to write data to a storage element 1. Since the data written in the storage element 1 are drawn out to the outside and are connected to the base or the gate of a transistor 2 (a PNP bipolar transistor or an n-type MOS FET (enhancement) is assumed in order to make a characteristic to switch ON with '1' and switch OFF with '0' have), the light emission- switching of the LED 3 is performed in accordance with the voltage deviation of the data written in this storage element 1.



LEGAL STATUS

[Date of request for examination] 20.10.1997

[Date of sending the examiner's decision of rejection] 28.03.2001

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

This Page Blank (uspto)

Japanese Publication for Unexamined Patent Application
No. 119698/1999 (Tokukaihei 11-119698)

(A) Relevance to claim

This document has relevance to claim 1 of the present application.

(B) Translation of the Relevant Passages of the Document

[WHAT IS CLAIMED IS]

[CLAIM 1]

An LED panel with a built-in VRAM function comprising:

an input address port which serves as an address or an input port of an address control signal;

a row address decoder for decoding a row address with respect to the address or the address control signal inputted to the address port;

a column address decoder for decoding a column address with respect to the address or the address control signal inputted to the address port;

LED memory cell arrays, each of the LED memory cell arrays being surrounded by a decoder line of the row address decoder and a decoder line of the column address decoder in a grid manner; and

an input/output buffer whose buffer direction is controlled in accordance with a writing or reading

This Page Blank (uspto)

control signal with respect to a data port.

[CLAIM 2]

The LED panel with a built-in VRAM function as set forth in claim 1, wherein the LED memory cell arrays are cell arrays, a number of the cell arrays being equal to $M \times N$ (M , N are arbitrary natural numbers) of a single LED element.


[DESCRIPTION OF EMBODIMENT]

The LED panel with a built-in VRAM function is arranged as follows. The row address decoder 5 for decoding the row address and the column address decoder 6 for decoding the column address are provided with respect to the address/address control signal 12 that has been inputted to the address port 4 in FIG. 3, and both decoder lines are provided in a grid manner. The LED memory array 7 corresponds to an intersected portion of both decoders, and the input/output buffer 8 whose buffer direction is controlled in accordance with the writing or reading control signal 13 with respect to the data port is provided.

This Page Blank (uspto)

「さう、さう。」

100181 従つて正確な計測、正確な測定が可



【註1】 V RAMや表示コントローラが不要でシステム全体でプログラム、面積削減が実現し、消費電圧になるV RAM搭載型LEDパネルを供給する。
【註2】 各段LEDパネルあたりにチップ数10、ボード11で構成されたLED3に相当、その配線パターンに1枚を書き込み可能となる。配線パターン内で書き込まれたデータを外に出し、これをトランジスタの“1”でスタックし、“0”でスタックし1する特性をもたせらるP/N型、 α マトリックスがある、インテル MOSFET (エレクトロニクス) を想定する。2のペーサー内にはデータに接続されているため、この配線パターン内を書き込まれたデータの電圧保持によるLED3の発光スイッチングを行う。

